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Method and system for fabricating an electrical interconnect 
capable of supporting very high current densities ( 106-10’o 
Ampslcm2), using an array of one or more carbon nanotubes 
(CNTs). The CNT array is grown in a selected spaced apart 
pattern, preferably with multi-wall CNTs, and a selected 
insulating material, such as SiO, or SUN,,, is deposited using 
CVD to encapsulate each CNT in the array. An exposed 
surface of the insulating material is planarized to provide 
one or more exposed electrical contacts for one or more 
CNTs. 
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Deposit conductive substance (film) 
with thickness h l  on substrate 
1 1 
Deposit catalyst substance with thickness f 12 h2 in selected pattern on exposed surface 
of metallic substance 
Grow array of MWCNTs on catalyst deposits using plasma / I3  
enhanced CVD process. Optionally, deposit a coating of 
selected nitrate on at least one MWCNT 
Allow insulation substance containing an oxide of silicon 
in vapor form to settle into and form a solid structure in interstitial 
regions between adjacent MWCNTs 
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Apply CMP to planarize exposed surface of 
insulation substance 
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CARBONNANOTUBEINTERCONNECT moderate or high current densities over long time intervals, 
and generally meets DRAM and microprocessor require- 
ORIGIN OF THE INVENTION ments. 
The invention described herein was made in the perfor- 5 
mance of work under a NASA contract and is subject to the 
provision of Section 305 of the National Aeronautics and 
Space Act of 1958, Public Law 85-568 (72 Atat. 435; 42 
U.S.C. 2457). 
SUMMARY OF THE INVENTION 
These needs are met by the invention, which provides a 
procedure and associated system for fabricating an electrical 
interconnect (oriented vertically, horizontally or at a selected 
10 angle to the horizontal) with a gap-filling insulating material 
and with arbitrary but approximately uniform nearest neigh- 
bor CNT spacing to control electrical parameters such as 
electrical resistivity, maximum CUrrent density, represents- 
tive Cross sectional area for Passage of current and the like. 
The fabrication procedure includes the following pro- 
cesses: (1) depositing a selected electrically conductive 
substance of a first selected thickness on a substrate of 
An interconnect in an integrated circuit distributes clock, selected materid in a selected pattern; (2) depositing a 
regulatory and other signals as well as power or ground selected catalyst substance in a selected pattern in a selected 
voltages to various components and circuits on a chip. ne 2o second thickness on the conductive substance; (3) growing 
International Technology Roadmap for Semiconductors an array Of spaced apart multi-wall carbon nanotubes 
( 1 ~ ~ s )  emphasizes the high speed transmission require- ("MWCNTs") on the selected pattern to a selected MWCNT 
ments on a chip as the driver for future interconnect (level- length, using a plasma enhanced CVD process, so that each 
opment. Near term and long term interconnect requirements MWCNT is aPProximately aligned to an 
for microprocessors (MPs) and for dynamic random access 25 exposed surface of the catalyst substance at a first end of 
memories  DRAM^) are outlined in the 1 ~ ~ s .  M P ~require each MWCNT (4) depositing a selected insulator material 
local, intermediate and global wiring solutions and present in an interstitial region between at least two MWCNTs and 
both material and processing difficulties. Susceptibility of around each MWCNT so that the selected insulator encap- 
interconnect metals electromigration at high sulates each MWCNT and the adjacent substrate surface 
current densities (above IO6 Amp/cm2) is a problem. Copper 30 (optional); (5) PerfoMng chemical mechanical Polishing 
interconnect, introduced in 1998, is now routinely used, (CMP) and related processing of the selected insulator and 
even with minimum feature size down to 130 nm. However, the MWCNT to Provide an approximately Planar 
electrical resistivity of copper increases with decreasing surface of the selected insulator in which a second end of 
dimensions and is attributed to scattering at surfaces and at each of at least one MWCNT is exposed; and (6) Providing 
grain boundaries. These size effects are due to interface 35 an electrical interconnect between a second end of at least 
roughness and by use of small grain sizes, which are hard to One MWCNT and another 
overcome and cannot be avoided by simply cooling to lower This process supports CNT aspect ratios of 100: 1 and 
the resistivity. With reference to processing, present inter- higher, a variety of CNT array patterns, nearest neighbor 
connect technology relies upon successful development of 4o CNT spacings of between 30 nm and 10 pm, current 
three processes: dry etching to create trenches and vias; densities up to lo9 Amps/cm2, and high current density 
deposition to fill metal plugs; and planarization. The aspect operation over time intervals up to at least a few weeks with 
ratio of contact apertures is now 12:l and may reach 23:l by no substantial change in relevant electrical properties. 
the year 2016. Creating high aspect ratio apertures with 
straight walls and uniform diameters using dry etching is an 45 
extremely difficult task and is expected to become progres- 
sively more difficult with each succeeding generation. HBr 
etching of SiO, for a 9: 1 aspect ratio contact hole has been 
found to Provide a 135 nm diameter at one end and a 70 nm 
diameter at the other end of the hole by Hwang, Meyyappan, 5o lyst used in the invention, 
Mathod and Ranade, Jour. Vac. Sci. Technol. vol. 20B 
(2002) 2199. Aspect ratio-dependent etching becomes a 
serious problem with each new decrease in feature size. 
Plasma damage and cleaning of high aspect ratio features 
also pose concerns. Void-free filling of a high aspect ratio 
aperture is another concern. 
Well known properties of CNTs, such as high current 
CNTs ideally suited for use in electrical interconnects, if the 
fabrication problems could be resolved. 
What is needed is a procedure or process sequence and 
associated system for providing an electrical interconnect, 
FIELD OF THE INVENTION 
This invention relates to use of carbon nanotubes (CNTs) 
as interconnects for integrated circuit (IC) manufacturing. 
BACKGROUND OF THE INVENTION 
l5 
connection. 
BRIEF DESCRIPTION OF DRAWINGS 
FIG. 1 illustrates is a flow chart illustrating a procedure 
FIGS. 2A-2F illustrate suitable array patterns for a cata- 
FIG. is an electron microscope image showing ends of 
for practicing the invention. 
multi-wd CNTs extending above a planarized 
(siow) in which the cNTs are embedded. 
FIGS. 4A-4F illustrate procedure steps corresponding to 
FIGS. 5A-5F are electron microscope images of CNTs. 
55 FIG. 1. 
carrying capacity and material robustness, would make the FIGS. 6A-6C are atomic force microscope images of 
CNT arrays. 
"Itage for a 
fabricated according to the invention. 
6o FIG. 7 is a graphical view of measured current versus 
MWCNT and for an MWCNT 
using an array of C ~ S ,  that ( 1 )  provides reasonably uni- 
form diameter CNTs with aspect ratios UP to or higher than 
FIGS. 8A-8F and 9A-9F illustrate fabrication of CNT 
interCOIllleCtS Using raised StrUCtUreS, according to the inVen- 
100: I ,  (2) allows use of a variety of gap-filling insulating 65 tion. 
materials, (3) allows use of current densities of lo6 Amps/ 
cm' and higher, (4) shows substantially no degradation at 
FIG. 10 illustrates use of the invention to build a multi- 
level structure 
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DESCRIPTION OF BEST MODES OF THE 
INVENTION 
stitial regions between adjacent MWCNTs, and on other 
surfaces. The source gas for the insulator deposition may be 
tetraethoxysilane (TEOS) or another appropriate insulating 
FIG. 1 is a flow chart of a procedure for fabricating an precursor that (1) can settle and conformally form a solid 
electrical interconnect according to one embodiment of the 5 SiO, or SUN, or similar structure in a region having a 
invention. In step 11, a selected conductive substance, feature size in a range 30 nm-2 pm, or higher if desired, and 
having a conductive substance (film) first selected thickness (2) has very low (substantially 0) electrical conductivity. 
h l  in a range 1 nmShlS2  p, or greater if desired, is If carbon diffusion into or through the insulator is a 
deposited on a selected substrate. The substrate material may concern, a thin layer of thickness 1-10 nm of a selected 
include a silicon oxide, SiO, a selected nitride, Si,Nz, or 10 nitride is optionally deposited, in step 14, on one or more 
another suitable insulating material, of thickness 2 m 5 0 0  (preferably all) of the CNTs to suppress such diffusion. This 
nm or greater, on an Si wafer. The conductive substance may is similar to deposit of a thin layer of a selected nitride 
be Al, Mo, Cr, Ti, Ta, Pt, Ir or doped Si. A careful choice of around Cu wire to suppress diffusion of Cu through what- 
the conductive substance (e.g., Mo, Cr or Ti) will eliminate ever material would otherwise be in contact with the Cu. 
or suppress diffusion of carbon within or through the con- 15 In step 15, chemical mechanical processing (CMP) is 
ductive substance layer. applied to the assembly produced in steps 11-14 to planarize 
In step 12, a selected catalyst substance, such as Ni, Fe or the exposed surface of the SiO, or Si,N,, and to expose a 
Co, is deposited in a selected pattern, with a second thick- second end of most or all of the MWCNTs. The second end 
ness h2 in a range 1 nmSh2S30 nm, or higher if desired, on of many of the CNTs may extend above the planarized 
an exposed surface of the conductive substance. The 20 surface of the TEOS by 1-50 nm, as suggested in the SEM 
selected pattern or grid for the catalyst substance may be image in FIG. 3. This  arrangement allows one or more of the 
rectangular (including a square), triangular, hexagonal, exposed second ends of the MWCNTs to be connected to 
polygonal, linear, curvilinear or another suitable pattern, as form an electrical interconnect (step 16, optional). 
illustrated in FIGS. 2A-2F, with a nearest neighbor spacing FIGS. 4A-4F illustrate the steps discussed in connection 
d in a range 30 nmSdSl0  p. The nearest neighbor 25 with the steps in the flow chart in FIG. 1. 
spacings d are approximately uniform, or vary indepen- FIGS. 5A-5F show scanning and transmission electron 
dently, and d can be less than 30 nm or greater than 10 Fm microscopy (SENI, TEM) images of some CNT arrays at 
if the circumstances are appropriate. Provision of a smaller various stages of processing. Well separated, vertically 
spacing value d will provide a lower value for electrical aligned MWCNTs are grown on 100 nm diameter and 2 pm 
resistivity p for the system, and inversely, so that resistivity 30 diameter catalyst deposits in FIGS. 5A and SB, respectively, 
can be controlled in part, by the choice of d. which are defined by e-beam and uv-beam lithography, 
In step 13 in FIG. 1, a single CNT or an array of at least respectively. The 2 pm deposits each have approximately 20 
two spaced apart CNTs are grown in a temperature range MWCNTs growing thereon. The MWCNTs have aspect 
400” C .STS  1000” C. (or higher, if desired) on part or all of ratios up to about 100:1, with lengths varying from 0.1 pm 
the pattern of catalyst deposits set down in step 12. It is 35 to 20 pm and diameters varying from 10 nm to 200 nm, 
unlikely, but possible, that one or more additional CNTs may depending upon catalyst deposit diameter and thickness. 
grow at locations other than the catalyst or pattern locations. FIG. 2C is an image of MWCNTs on a catalyst film 
The CNTs thus grown are preferably multi-wall CNTs deposited on alignment markers over 10 pm in diameter. 
(“MWCNTs”) and are encouraged to grow from a first end Each MWCNT grown has substantially uniform diameter 
of each CNT approximately normal to the surface of the 40 from the first end (at the catalyst) to the second end. The 
conductive substance deposited in step 11. An array of attachment of the MWCNTs is quite strong so that the 
MWCNTs can be grown to greater heights than can a MWCNTs cannot be wiped off easily. 
corresponding array of single wall CNTs (“SWCNTs”), One or more MWCNTs can also be grown in a direction 
before the CNTs begin to interleave with each other and to oriented at a selected angle 0, including 0=0, to a horizontal 
form a forest of CNTs. An MWCNT is usually a tubular or 45 line (Le., parallel to the insulating surface), by orienting a 
conical arrangement of several layers (2-8 or more) of CNTs direction of an electrical field E used to provide the plasma 
that are grown by a somewhat different process than is an (step 13 in FIG. 1) in the direction relative to the horizontal 
SWCNT. An MWCNT can reach a height in a range 0.1 line. One approach to such directed growth is discussed by 
pm-20 pm, or higher if special precautions are taken, and the Delzeit, Stevens, Nguyen and Meyyappan in “Directed 
average diameter D of an MWCNT can lie in a range 10 50 Growth Of Single-Walled Carbon Nanotubes,” htl. Jour. of 
nmSDS200 nm. Preferably, the MWCNTs are grown using Nanoscience, vol. 1 (2002) 197-203, where electrical field 
a plasma enhanced CVD growth process, using an induc- intensities of 0.5-2 Voltdpm were used for SWCNT orien- 
tively coupled plasma process or a dc plasma assisted hot tation. 
filament process in which an electric field is imposed, having SiO, deposition (from step 14 in FIG. 1) is found to be 
a direction approximately normal to the conductive sub- 55 conformal around each MWCNT, metallized substrate sur- 
stance surface and having a field intensity E in a range 20 face and dielectric film. When the SiO, film size grows 
vol t s /cm~E~5,000 voltskm. Microwave or electron cyclo- beyond about 2 pm, the film tends to break into grains about 
tron resonance or radiofrequency, capacitively coupled plas- 2-3 pm in diameter. For catalyst deposit diameters smaller 
mas can also be used to fabricate the MWCNTs. A thermal than about 2 pm, we find that the MWCNT is normally 
CVD process will not provide freestanding MWCNTs of 60 embedded in a single SiO, grain, whereas the MWCNT 
sufficient height for the invention, under normal conditions. grown on a catalyst deposit with a larger size often lies in 
Relatively tall MWCNTs can be grown, with an aspect ratio more than one SiO, grain, as indicated in FIGS. 5D, 5E and 
(ratio of CNT length to CNT average diameter) as high as 5F. 
1001. Voids of size up to about 100 nm often occur in the SO, 
In step 14, a precursor substance. including an oxide or a 65 film as a result of grain boundaries. This undesirable feature 
nitride of silicon, is provided, and allowed to settle into and can be avoided or controlled, for catalyst deposit diameters 
form a solid insulating structure around the CNTs, in inter- less than about 2 p, by providing a very slow CVD rate for 
US 7,094,679 B1 
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the TEOS deposit. CMP (step 15 in FIG. 1) removes the somewhat defective and are characterized by periodic, bam- 
excess silicon oxide and breaks the MWCNT bundle that boo-like, or ice cream cone-like, closed shells along a 
extends above the exposed silicon oxide surface, resulting in longitudinal axis, as confirmed by TEM images. Where an 
a planarized SiOw surface with second ends of the ideal MWCNT will have all walls parallel to the longitudinal 
MWCNTs exposed, as indicated in FIG. 5G. In some 5 axis (angle $=o), most plasma-grown StrUCtUreS manifest 
instances, the second ends of the MWCNTs extend above small, non-zero 0 Values and are sometimes referred to as 
the planarized surface by 1-50 nm. multi-wall carbon nanofibers (MWCNFs). Further, electrons 
ne planarized S~O,,.MWCNT can be subjected must cross graphite layers in such a structure to be trans- 
to current-voltage-current (I-V) measurements, using atomic ported from one end to another end of a CNT, which 
force spectroscopy ( A m ) ,  modified with a current sensing provides a larger associated resistance similar to transpon 
module, referred to as a CSAFF/I. Electrical properties of across a basal Plane of graphite. True ballistic transport is 
individual CNT~ can be measured, mode possible with ideal MWCNTs, but not necessarily with the 
cantilever beam coated with a Pt or similar conductive film nomideal MWCNTs now available. This performance can 
so that a voltage bias can be applied. FIGS. 6 A 4 C  illustrate be improved by annealing the may at a temperature 
the topography, deflection and current images of an embed- T>7000 c- by doping the cNT array with I- Or Br- 
ded CNT sample and corresponding profiles along a line l5 i o ~ ~ .  
lying in an exposed surface, as highlighted. ne surface The invention disclosed here eliminates problems asso- 
topography indicates that a CNT or extends ciated With etching, Cleaning and N h g  of high aspect ratio 
beyond the planarized SiO, surface, which is consistent with electrical interconnect structures. Modern IC t~hnology 
the SEM image in FIG. 3. Dark spots in FIG. 6C requires multi-level fabrication and metallization, which is 
well with the protruding second ends of the MWCNT~, 20 also provided by the invention, in at least three ways. 
indicating that the MWCNTs have much high electrical ( 1 )  For mdti-level vertical interconnects, the planarized 
conductance than does the surrounding sio, matrix. me device in step 16 of FIG. 1 can be used as a (new) substrate 
MWCNT~ appear to be well separated in the sio, to repeat or iterate the processing steps 11-16 to generate a 
view of the 1-v curve for a single second layer. This approach can be applied several times to 
ded may. me resistance for a single MWCN and for the (2) For substantially horizontal interconnects, the catalyst 
bundle are about 50-300 KQ and less than 2 kQ, respec- is deposited in raised Spots, 10 nm-10 ym in height, and an 
tively. me 1-v curve for the sio, is a flat line at substan- electric filled with a substantially horizontal direction is 
tially 0 Amps, with a 1 picoAmp rms noise value. Measure- applied during CNT growth to generate substantially hori- 
ments of a parallel connected MWCNT bundle with 5 Volts 30 zontally Oriented cNTs. MWCNTs and/or swcNTs can be 
impressed indicate a resistance of about 5.2 KQ. Repeatedly grown in this manner. Either PECVD Or simp1e thermal 
applying lo6 Amp/cm2 current density for several hours did CVD can be used for CNT growth. The raised feature for 
not indicate any damage, based on the I-V measurements. catalyst deposition Prevents Or suppresses van der Waals 
one reference, wei, vajtai and ~ j ~ ~ ~ ,  ~ ~ ~ 1 .  phys. Lett, vel, surface interactions so that the applied electric field can 
79 (2001) 1172, reports no degradation in a cm for direct growth of free suspended CNTs between the raised 
application of 1010 ~ ~ ~ / ~ ~ 2  Over a time period of several features. A dielectric encapsulation step and a CMP step, 
weeks. analogous to steps 14  and 15, can be applied to produce a 
Ballistic transport in an M W C ~  with quantized conduc- planarized structure with CNT interconnect lines embedded 
tanCe corresponds to a resistance of 12.9 kQ. ne resistance within the insulating materials. See Urd, Li and Dai, "Elec- 
measured here for a MWCNT is than one order tric-field-aligned growth of single-walled carbon nanotubes 
of magnitude higher than the theoretical value. However, use 40 on surfaces," Phys. Lett. 81 (2002) 3463, for addi- 
of a compact bundle of MWCNTs, or multiple MWCNTs tional 
connected in parallel, in contact with a device or component may be sufficient for global thus a solution horizontal CNT interconnect structures and more complex 
where global wiring is required. verticallhorizontal interconnect structures may be generated. mere are several reasons, discussed below, why the 45 In FIG. 8A, a raised structure with a selected pattern is 
observed resistance is larger than the theoretical value. First, created. In FIG. 8B, a conductive layer is deposited. In FIG. 
most studies by other groups, contact occurs to a sidewall of structures. In FIG. 8D* cNT growth is 
Outermost shell of the MWCNT. ln our optimal approach, 5o structures (with 8=90" in this Figure). In FIG. 8E, one or 
contact is made to dl shells in an mcNT, is more (preferably all) of the CNT interconnects thus grown 
favorable for interconnect applications. meoretical studies are encapsulated with a selected dielectric. In FIG. 8E CMP 
indicate that the contact length between a metal and a CNT Processing is selectively applied to the exposed surface(s) of 
is critical for achieving low resistance. ne conductance the structure provided in FIG. 8E. FIGS. 9A-9F correspond 
drops rapidly when the contact length is less than about 10 to FIGS. 8A-8F> where a sequence Of Or 
nm. F~~ the point contact geometry of a C S ~ M  used here, 55 more vertical/horizontal CNT interconnect structures are 
contact length is a valid concern and may contribute to the fabricated. 
metal, such as ~ i ,  F~ or c0 may be deposited on top of an provide a three-dimensional structure. This is particularly 
MWCNT before deposition of a top metal line. attractive for microprocessor architectures. FIG. 10 illus- 
annealing in the presence of a transition metal can improve 60 trates a multi-level interconnect structure, having diagonal 
reference to a first end of a CNT, MWCNTs are grown 
directly from the substrate and show strong attachment to 
the metal film on the substrate, and a good electrical contact 
can be achieved. 
The quality of the CNT material itself may contribute to 
the observed resistance. Most plasma-grown structures are 
a 
FIG. 7 is a 
MWCNT and for a compact bundle of CNTs in the embed- 25 provide a multi-level cNT interconnect system. 
FIGS. 8A-8F and 9A-9F how vertical 
the electrical contacts to the nanotubes may be imperfect. In 
the CNTs. In such instance, the Contact is made only to the 
8c, a catalyst layer is deposited On One or more ofthe raised 
imp1emented, for example, between adjacent raised 
decrease in resistance. In practical applications, a catalyst ( 3 )  A sing1e level Or cNT can be generated to 
the electrical contact between a CNT and a metal line. With and horizontal MWCNTs, that can be fabricated using the invention. 
What is claimed is: 
1. A method for fabricating an electrical interconnect, the 
depositing a selected conductive substance of a first 
selected thickness on a substrate of selected material; 
65 method comprising: 
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depositing a selected catalyst substance in a selected 
pattern in a selected second thickness on the conductive 
substance; 
growing an array of one or more spaced apart multi-wall 
carbon nanotubes (“MWCNTs”) on the selected pattern 5 
to a selected MWCNT third thickness, using a plasma 
enhanced CVD process, so that each MWCW is 
oriented at approximately aselected angle 0, relative to 
an exposed surface of the conductive substance at a first 
end of the at least one MWCNT, 
depositing a selected insulator material around at least one 
MWCNT so that the selected insulator encapsulates the 
at least one MWCNT; and 
performing chemical mechanical polishing of the selected 
insulator and of the M C ~  array to provide an 15 
approximately planar surface of the selected insulator 
in which a second end of each of the at least one 
MWCNT is exposed above an exposed surface of the 
insulator by a distance in a range of 1-50 nm. 
2. The method of claim 1, further comprising choosing 
said selected conductive substance to include at least one of 2o 
AI, Mo, Cr, Ti, Ta, Pt, Ir and highly doped Si. 
3. The method of claim 1, further comprising choosing 
said first thickness in a range at least equal to 1 nm. 
4. The method of claim 1, further comprising choosing 25 
said catalyst substance to include at least one of Ni, Fe, and 
co. 
5. The method of claim 1, further comprising choosing 
said second thickness in a range 1-30 nm. 
6. The method of claim 1, further comprising choosing u) 
said selected pattern from the group of patterns consisting of 
a rectangular array, a triangular array, a hexagonal array, a 
linear array and a curvilinear array- 
7. The method of claim 6 ,  further comprising choosing a 
nearest neighbor spacing for said pattern in a range 30 35 
nm-20 p. 
8. The method of claim 1, further comprising performing 
said plasma enhanced process as an inductively coupled 
plasma process or as a dc plasma assisted hot filament 
process. 40 method comprising: 
9. The method of claim 1, further comprising performing 
said plasma enhanced process as a capacitively coupled 
microwave plasma process or as a capacitively coupled 
electron cyclotron resonance process or as a capacitively 
coupled radiofrequency process. 45 substance; 
10. The method of claim 1, further comprising choosing 
said selected insulator from a group consisting of an oxide 
of silicon and a nitride of silicon. 
11. The method of claim 10, further comprising providing 
16. The method of claim 1. further comprising providing 
an electrical interconnect between an exposed second end of 
said at least one MWCNT and a selected electrical compo- 
nent. 
17. The method of claim 16, further comprising passing 
an electrical current in a range having a Cmrent density in a 
between lob AmPs/cm2 and lo’’ AmPs/Cm2 through 
Said at least one MWCNT. 
18. A method for fabricating an electrical interconnect, the 
method comprising: 
a selected conductive of a first 
selected thickness on a substrate of selected material; 
depositing a selected catalyst substance in a selected 
pattern in a selected second thickness on the conductive 
substance; 
providing an electric field, oriented substantially at a 
selected angle 8 relative to an exposed surface of the 
conductive substance, where the electric field has an 
intensity in a range E=20-5,000 volts/cm and the angle 
8 lies in a range of about O”S8S90”; 
growing an array of one or more spaced apart multi-wall 
carbon nanotubes (“MWCNTs”) on the selected pattern 
to a selected MWCNT third thickness, using a plasma 
enhanced CVD process, so that each MWCNT is 
oriented approximately at the selected angle 6, relative 
to an exposed surface of the conductive substance at a 
first end of the at least one MWCNT, 
depositing a selected insulator material around at least one 
MWCNT so that the selected insulator encapsulates the 
at least one MWCNT; and 
performing chemical mechanical polishing of the selected 
insulator and of the MWCNT array to provide an 
approximately planar surface of the selected insulator 
in which a second end of each of the at least one 
MWCNT is exposed above an exposed surface of the 
insulator. 
19. A method for fabricating an electrical interconnect, the 
depositing a selected conductive substance of a first 
selected thickness on a substrate of selected material, 
depositing a selected catalyst substance in a selected 
pattern in a selected second thickness on the conductive 
growing an array of one or more spaced apart multi-wall 
carbon nanotubes (“MWCNTs”) on the selected pattern 
to a selected MWCNT third thickness, using a plasma 
enhanced CVD process, so that each MWCNT is 
an exposed surface of the conductive substance at a first 
end of the at least one MWCNT; 
depositing a selected insulator material around at least one 
MWCNT so that the selected insulator encapsulates the 
10 
tetraethoxysilane as a precursor for said insulator material 50 Oriented at approximtely a to 
adjacent to said at least one MWCNT. 
12. The method of claim 1, further comprising growing 
said at least one MWCNT with an aspect ratio of at least 
1001. 
said at least one MWCNT with a length, measured substan- 
t i d y  normal to said conductive substance exposed surface, 
in a range 0.1-20 p. 
said at least one MWCNT with a substantially uniform 
MwcNT diameter, masured substantially Parallel to said 
conductive substance exposed surface. 
15. The method of claim 1, further comprising growing at 
least two of said MWCNTs with an MWCNT spacing, 65 
measured substantially parallel to said conductive substance 
55 at least one MWCNT, 
13. The method Of ‘Iaim ’, comprising gowing perfo-g chemical mechanical polishing of the selected 
insulator and of the MWCNT array to provide an 
approximately planar surface of the selected insulator 
in which a second end of each of the at least one 
MWCNT is exposed above an exposed surface of the 
insulator; and 
providing a coating of a selected thickness of a selected 
nitride for at least one of the array of MWCNTs, before 
the insulator material is deposited around the at least 
one Of the MwcNTS. 
14. The method of claim 1, further comprising growing 60 
exposed surface, in a range 30 nm-20 p. * * * * e  
